This paper presents a quadruple-band low noise amplifier (LNA) which utilizes a differential pair common-source (CS) cascode amplifier to drive a LC-tank loading. The capacitors array are parallel with the LC-tank to implement the central frequency selection. The band-selection switch employs the binary voltage controlling to alter the equivalent capacitance of capacitors array of the loading LC-tank, which results in the central frequency of the LNA is switched. The body self-biasing technique is designed to minimize the noise contribution caused by the body effect of the MOS devices. In addition, the analysis of the transistors dimension ratio versus output referred 1-dB compression point (OP 1−dB ) is presented to describe the design of the linearity optimization in CS cascode LNA. The |S 21 | is 16. 8, 16.63, 16.78, 16.39 dB at 2.35, 2.4, 2.45, 2.55 GHz, respectively. The noise figure (NF) is under 2.75 dB between the quadrupleband mode. This proposed LNA is simulated by 55 nm RF CMOS process and consumes 3.75 mW excluding output buffer from 1.25 V supply. 12 13 INDEX TERMS CMOS, RFIC, low-noise amplifier (LNA), quadruple-band, common-source, cascode, body biasing.
One approach utilizes the series of LC-ladder configura- 23 tion to achieve the tapped capacitors configuration to realize 24 a switched multi-band resonators [11]- [13] . Tzeng et al. 25 proposed a tapped capacitor topology between two load- 26 ing inductors to realize a switched tri-band resonators [11] . 27 However, this topology occupies larger area than single- 28 band LC-tank loading impedance. In addition, the bandwidth 29 is also restricted by the operation frequency because it is 30 The associate editor coordinating the review of this manuscript and approving it for publication was Dušan Grujić . inversely proportional to the equivalent loading capacitance 31 of the resonator [18] . Although C. C. Chen et al. proposed 32 a gain-bandwidth product (GBW) optimization technique to 33 extend the bandwidth of the tuned amplifier, the linearity 34 weakens due to the dc bias near the triode region boundary 35 [6], [12] . Yu et al. proposed a switched multi-tap transformer 36 utilized in the input matching network of an inductively 37 degenerated CS amplifier [13] . However, it also needed a 38 mutual inductance with larger area than single-band input 39 impedance matching network, which results in more man-40 ufacture cost. Another approach employs the notch filters 41 to achieve multi-band performance in a LNA [14] , [15] . 42 Although this approach can achieve good noise figure and 43 stopband rejection ratios, it is based on the design of the 44 wide bandwidith including multi-band notch filter. Therefore, 45 this topology needs the costs of high power consumption and 46 large area occupation. The other approach involves the use of 47 the RF switches to achieve band-selection by the time division 48 duplex (TDD) technique [16] , [17] . However, this approach 49 needs to utilize several LNAs with different output resonant 50 FIGURE 1. The differential CS amplifier with body self-biasing schematic. Fig. 1 shows the differential input CS amplifier schematic 109 with body-self biasing, where the model of all MOS tran-110 sistors was applied with triple-well configuration including 111 deep n-well. The noise contribution from the bulk of MOS 112 cannot be ignored due to the distributed physical bulk resis-113 tance [20] . Additionally, the voltage V SB between source and 114 body causes the body-effect which decreases the transcon-115 ductance of MOS. Therefore, the input-referred drain-current 116 noise factor of MOS would increase because the noise factor 117 is inversely ratio to the transconductance g m of MOS [26] , 118 which is expressed as follows:
122 FIGURE 3. The differential common-source amplifier topology with input impedance matching network. 
, and R G is a K level resistor which is much larger than 161 100 differential characteristic impedance Z S . Therefore, 162 the input impedance could be expressed approximately as 163 follows:
substituting s = jω into (5), the input impedance transfer 169 function could be expressed as real part and the imaginary 170 part respectively as follows:
Therefore, the imaginary part X {Z in } is equal to 1/(jω oi C in ) 173 when ω = ω oi . Additionally, C in is a pF level capacitor which 174 is almost a very small impedance in high frequency circuit. 175 Hence, the signal path through C in could be seen as a short 
Here, V tail is the voltage produced by current source I tail , and the simulated CS cascode LNA OP 1−dB analysis results ver-205 sus the ratio χ of transistors dimension in Fig. 4 . According 206 to the analysis results, if χ is smaller than 0.2, the linearity 207 would decrease. It is because that M 1 and M 2 enter triode 208 region. However, when the width of M 1 and M 2 is larger, 209 the linearity also reduces intensely under the same conditions 210 of ratio of χ and current. It is because that 238 By analyzing the output noise current of the LNA of Fig. 6 . 239 i 2 so , i 2 nd1o , and i 2 nd3o could be obtained as the top of this 240 page, where α 1 and α 3 represent the ratio of g m to g d0 of M 1 241 and M 3 , ω T 1 = g m1 /C gs1 , and ω T 3 = g m3 /C gs3 , respectively. 242 where C array is the equivalent capacitance of the loading 256 capacitance array, and the function is represented as follows: 257 differential input/output and DC probes. Fig. 9 −12 present 284 the post-simulation results of the proposed LNA. Fig. 9 Fig. 10 shows the post-simulated 289 |S 11 | of the proposed LNA, which is under −12.5 dB dur-290 ing 2.35−2.55 GHz. Fig. 11 presents the calculated and 291 Table 2 summarizes the performances of the recently pub-315 lished dual-band, triple-band, and quadruple-band LNAs. The 316 figure of merit (FoM ) factor listed in the last row repre-317 sents the comprehensive performance of the references. Here, 318 the FoM is expressed as follows: 319 FoM = |S 21 | (Abs.) · IIP3 (mW ) P diss(mW ) · (F − 1) (Abs.) (18) 320
where |S 21 | (Abs.) represents the average voltage gain of the 321 referred LNA in magnitude, and (F − 1) (Abs.) represents the 322 excess noise factor in magnitude. From (18), the FoM is 323 normalized to the voltage gain, IIP3, power consumption, and 324 
